TeamHeptaMirrors/gcc
1
0
Fork 1
mirror of https://github.com/gcc-mirror/gcc.git synced 2026-05-06 14:59:39 +02:00
Code Issues Packages Projects Releases Wiki Activity

Delete duplicated riscv definition.

Browse Source 
gcc/
	* config/riscv/riscv-v.cc (riscv_vector_preferred_simd_mode): Delete.
This commit is contained in:
Jeff Law
2023-05-06 13:28:33 -06:00
parent 730909fa85
commit 4c05f966a0
1 changed files with 0 additions and 38 deletions
Download Patch File Download Diff File Expand all files Collapse all files

38
gcc/config/riscv/riscv-v.cc
View File

@@ -190,44 +190,6 @@ autovec_use_vlmax_p (void)
|| riscv_autovec_preference == RVV_FIXED_VLMAX);
}
/* Return the vectorization machine mode for RVV according to LMUL. */
machine_mode
riscv_vector_preferred_simd_mode (scalar_mode mode)
{
/* We only enable auto-vectorization when TARGET_MIN_VLEN >= 128 &&
riscv_autovec_lmul < RVV_M2. Since GCC loop vectorizer report ICE
when we enable -march=rv64gc_zve32* and -march=rv32gc_zve64*.
in the 'can_duplicate_and_interleave_p' of tree-vect-slp.cc. Since we have
VNx1SImode in -march=*zve32* and VNx1DImode in -march=*zve64*, they are
enabled in targetm. vector_mode_supported_p and SLP vectorizer will try to
use them. Currently, we can support auto-vectorization in
-march=rv32_zve32x_zvl128b. Wheras, -march=rv32_zve32x_zvl32b or
-march=rv32_zve32x_zvl64b are disabled. */
if (autovec_use_vlmax_p ())
{
/* If TARGET_MIN_VLEN < 128, we don't allow LMUL < 2
auto-vectorization since Loop Vectorizer may use VNx1SImode or
VNx1DImode to vectorize which will create ICE in the
'can_duplicate_and_interleave_p' of tree-vect-slp.cc. */
if (TARGET_MIN_VLEN < 128 && riscv_autovec_lmul < RVV_M2)
return word_mode;
/* We use LMUL = 1 as base bytesize which is BYTES_PER_RISCV_VECTOR and
riscv_autovec_lmul as multiply factor to calculate the the NUNITS to
get the auto-vectorization mode. */
poly_uint64 nunits;
poly_uint64 vector_size
= BYTES_PER_RISCV_VECTOR * ((int) riscv_autovec_lmul);
poly_uint64 scalar_size = GET_MODE_SIZE (mode);
gcc_assert (multiple_p (vector_size, scalar_size, &nunits));
machine_mode rvv_mode;
if (get_vector_mode (mode, nunits).exists (&rvv_mode))
return rvv_mode;
}
/* TODO: We will support minimum length VLS auto-vectorization in the future.
*/
return word_mode;
}
/* Emit an RVV unmask && vl mov from SRC to DEST. */
static void
emit_pred_op (unsigned icode, rtx mask, rtx dest, rtx src, rtx len,