TeamHeptaMirrors/gcc
1
0
Fork 1
mirror of https://github.com/gcc-mirror/gcc.git synced 2026-05-06 23:25:24 +02:00
Code Issues Packages Projects Releases Wiki Activity

[testsuite] [ppc] expect vectorization in gen-vect-11c.c with lp64

Browse Source 
The first loop in main gets stores "vectorized" on powerpc64 into
full-word stores, even without any vector instruction support, so the
test's expectation of no loop vectorization is not met.


for  gcc/testsuite/ChangeLog

	* gcc.dg/tree-ssa/gen-vect-11c.c: xfail the test for no
	vectorization on powerpc*-*-* && lp64.
This commit is contained in:
Alexandre Oliva
2026-03-25 06:45:09 -03:00
committed by Alexandre Oliva
parent 77b0d38075
commit e6a0e0a8a4
1 changed files with 3 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/testsuite/gcc.dg/tree-ssa/gen-vect-11c.c
View File

@@ -38,5 +38,6 @@ int main ()
return 0;
}
/* { dg-final { scan-tree-dump-times "vectorized 0 loops" 1 "vect" { xfail amdgcn*-*-* } } } */
/* On power64, we vectorize pairs of ints into single non-vector registers.
That's not necessarily profitable, the costmodel may need adjustments. */
/* { dg-final { scan-tree-dump-times "vectorized 0 loops" 1 "vect" { xfail { amdgcn*-*-* || { powerpc*-*-* && lp64 } } } } } */